With fast switching speeds and large interconnect trees (MCMs), the resistance and inductance of interconnect has a dominant impact on logic gate delay. In this paper, we propose a new II model for distributed RC and RLL interconnects to estimate the driving point admittance at the output of a CMOS gate. Using this model we are able to compute the gate delay efficiently, within 25% of SPICE-computed delays. Our parameters depend only on total interconnect tree resistance and capacitance at the output of the gate. Previous "effective load capacitance" methods [7, 9] , applicable only for distributed RC interconnects, are based on Il model parameters obtained via a recursive admittance moment computation. Our model should be useful for iterative optimization of performance-driven routing or for estimation of gate delay and rise times in high-level synthesis.
P Introduction
As the feature size of integrated circuits decreases, gate delays decrease and interconnect delays increase. The overall logic-stage delay consists of a gate delay component plus an interconnect delay component. Previously, the gate delay component could be estimated by modeling the entire interconnect tree at the gate output as a simple lumped capacitance. Now, with increased interconnect resistance and larger interconnect trees, the lumped capacitance approximation results in pessimistic delay and rise time calculations. Accurate estimation of gate delay and rise time closely depends on the model for the driving point admittance of a load interconnect tree at the output of a gate.
Furthermore, with interconnect delays dominating overall path delays for current integrated circuits, algorithms for synthesis and layout optimization must consider interconnect effects. It has been observed that existing accurate delay estimates are not efficient enough to be used in iterative gate and interconnect sizing during the typical synthesisllayouthn-place optimization loop. Incremental delay analysis is also needed during performance-driven routing.
We propose a simple, efficient model for driving point admittance which can be used in an iterative regime to accurately predict gate delays. The simplest approximation of the driving point admittance of the load interconnect tree is the total capacitance of the tree (C,,,), which is a (pessimistic) first-order approximation [7, 81 .' For submicron technologies and MCM interconnects, the total interconnect resistance is large and comparable to the driver output resistance; it cannot be neglected in the gate delay calculations. The actual delay is much smaller than that derived from the lumped capacitance model, because the interconnect resistance acts as a shield to reduce the load capacitance seen by the gate driver. Another simple method -which approximates the load tree using a simple lumped RC segment model with resistance and capacitance equal to the total interconnect resistance and total interconnect capacitance (CfOf) -yields an optimistic delay estimate because the total interconnect resistance is lumped together and shields the total capacitance. The lumped capacitanceand the lumped RCmod- IC,& includes the load capacitance at the leaves. Coupling effects may be taken into consideration by including their effect in the total capacitance. els are among standard options in present day synthesis and layout tools, e.g., [ll] .
O'Brien and Savarino [4] have proposed a one-segment II model (see Figure 1 ) to approximate the load interconnect at the gate, matching the first three moments of the driving point admittance of the gate. The moments of the driving point admittance are computed recursively [4, 5] . The response waveform obtained using the II model is reasonably close to the actual response for most examples. Recently, [7, 91 have argued that empirical ("k-factor") formulas for delay and output rise time of gates should depend only on the input slew rate and load Capacitance. To make the II model compatible with k-factor delay formulas, they compute an "effective load capacitance" iteratively using the II model parameters derived from the recursive admittance moment computation. The authors of [7, 9] further extend the effective capacitance computation to accurately predict the response waveform tail, via a two-piece gate output waveform approximation. The methodology is quite accurate, but requires significant computation time even when only the first three moments are calculated for each gate load. Le., although the moment computation is linear, calculating the moments for each gate load can be expensive for large designs. Thus, we now propose a new II model for estimating the driving point admittance at the output of a CMOS gate. Whereas previous methods [7, 91 are for distributed RC interconnects, we propose gate load models for both RC and RLC interconnects. Our I I model parameters depend only on the total (lumped) interconnect tree parameters at the output of the gate, and match the first three moments of the driving point admittance of the load interconnect tree. For various interconnect topologies the gate delay and the rise time are within 25% of SPICE-computed delays, whereas lumped capacitance based delay estimates are off by as much as 150%. 
2
There have been many studies [2, 3, 6] of the moments and coefficients2 of the transfer function. As noted above, O'Brien and Savarino [4] give a set of rules for recursively computing the first three moments of the driving point admittance for discrete elements and for distributed RC interconnects. Sriram and Kang [lo] compute the admittance at the root of the tree by modeling each interconnect as multiple RCIRLC segments, then recursively compute the admittance using the expression for a single RLY section. They first express the admittance at each node as a rational function, and then convert to a polynomial series of required accuracy. In this section we briefly review the computation of Consider a general circuit consisting of N RLC segments as ,shown in Figure 2 . Such a circuit can be used to model any distributed RLC interconnect line. From KCL, the current at node N + 1 can be written using the recursive equation
Computation of Driving Point Admittance
Without loss of generality, we can express the current and node voltages as a series in s, i.e.,
Replacing the node voltages and currents in Equation (1) and collecting terms for coefficients of sk (k 2 I), we get For RLC circuits and RLC interconnects, the coefficient U; = 0. The transfer function between the source node S and the node T can be expressed as where Ai represents the th moment of the admittance function. The driving point admittance moments can also be expressed in terms of the coefficients ak and bk from Equations (2) and (3) 
The parameters of the equivalent circuit can be obtained by comparing the first three moments of the admittance with the corresponding coefficients in Equation (5), i.e.,
* *
The numerator and denominator polyriomials Of the driving Point admittance can be obtained by expressing the voltage vN+l ( s ) in terms of the transfer function, i.e., Figure 3 : An open-endedRC line to capture an RC interconnect tree, and the RC n model.
Our new model
is an "open-ended RCII model" derived as follows. Rather than recursively compute the driving point admittance moments at the gate, we approximate the entire interconnect tree by an equivalent open-ended RC line whose resistance and capacitance are equal to the total interconnect resistance and capacitance, as shown in Figure  3 .
By using an open-ended RC line to approximate the entire tree, the
distributed nature of the load interconnect is still considered in the calculation of model parameters (i.e., the resistance of the open-endedline shields part of the load capacitance from the gate driver), yet we gain efficiency by easily deriving the moments of the resultant driving point admittance.
The admittance of an open-ended RC line can be obtained from the 2-port parameters as [2] tanh ( As before, the open-ended RLC line model can be further approximated to a reduced-order Il model without losing much accuracy in the delay estimates. Matching the resistive terms of Equation (8) and (9) alone will yield the same parameters as derived for the RC Il model.
The inductance parameter of the II model can be obtained by matching the inductive term in the third moment of the driving point admittance and using the previously derived RC Il model resistance and capacitance values. Therefore, the RLC l l model parameters for the driving point admittance of an RLC interconnect tree are
Substituting the abovedriving point admittance moments in Equation (6) where Got is the total inductance of the interconnect tree.
yields II model circuit parameters3
The new l l model has parameters that are functions of only total interconnectresistanceand capacitance, and yet it still closely approximates the first three moments of the driving point admittance of the load. In this section, we develop a one-segment RLC ll model (Figure 4) to model the driving point admittance of a distributed RLC interconnect tree. To our knowledge, no RLC interconnect load model has been given previously. The driving point admittance of the R E II model in 
We also studied another approximate model with R I = Rra in the n circuit [Z], the motivation being that the resistance of the equivalent circuit should be the same as the total resistance of the load interconnect tree. However, delay estimates were always less accurate than with the model we give here. Response waveform at gate output with load interconnect tree shown in Figure 3 for Example 
Experimental Results
In this section we simulate various RCIRKinterconnect topologies to show the accuracy of both the open-ended line model and the reducedorder IT model. The SPICE model parameters for the gate driver, a 2-input NAND gate with both input signals the same, are shown in Table   1 . We varied length and width for the transistors, as well as rise time for the input signal.
The authors of [7] noted that for small, balancedinterconnect trees, the total capacitance model yields fairly accurate gate delay estirnates.
For trees with resistive and long nets (e.g., MCMs) the BI model of [7] (applying the recursive admittance computation and then using the iterative effective capacitance formula) yields estimates very close to the actual delays. We now show that our "open-ended RC l'l model" also gives fairly accurate delay estimates, with the same time complexity as for the traditional lumped capacitance model. We verify our models by plotting the output response for the same interconnect trees studied in [7] , as well as for a topology having larger fanout.
Example 1: Consider the load interconnect topology shown in Figure   6 . We assume the length of each interconnect to be 4mm, and all load and discrete capacitors are 50 fF. We used the 2-input NAND gate with the identical inputs as the driver; the length and width of the transistors in the driver are lpm and 16pm. We obtained the exact response at the gate output using SPICE3e and the URC (Uniform distributed RC) model for each RC interconnect. We then obtained the response for the total capacitance model, and for both the "open-ended" line model and our l l model, using SPICE3e4; see Figure 7 . In [7] the same interconnect topology with smaller and less resistive nets was analyzed, and it was observed that for such balanced interconnect trees the total capacitance model gives fairly accurate results. However, Figure 7 shows that for large interconnect lines, the total capacitance model fails to follow the SPICE response curve while the proposed IT model still estimates the SPICE response accurately. Note that the response at the gate output for the model in [4] is identical to the SPICE response. Thus, we do not separately list the delay values or plot the response far the IT model in [4] .
Example 2:
We consider the same load interconnect topology used in Example 1, but the length of each interconnect is increased to 8mm and all load and discrete capacitor values are decreased to 10 f F. We also changed the length and width of the transistors in the driver to 1pm and 4pm to increase the driver resistance. The response at the gate output in Figure 7 shows that both the "open-ended"1ine model and our lT model still closely approximate the SPICE URC response for long interconnect lines. Notice that our n model tracks the effect of interconnect shielding. Figure 7 shows that the waveform tail of both the "openended" line model and our IT model deviate from the actual response.
The error in our model (with respect to the URC model) stems from the open-ended RC approximation, but we again note that this is a tradeoff with complexity. A comparison of threshold delays be1 ween various models is given in Table 2 .
Example 3:
A different load interconnect tree topology is shown in Figure 9 . The authors of [7] noted that for such long (chain-like) interconnect topologies, the lumped capacitance model could not yield accurate gate delay estimates, while their effective capacitancemodel obtains an accurate response. Indeed, the effective capacitance model of [7] produces a response waveform that is closer to the actual response, except at the tail end of the waveform. Our l 7 model also gives a fairly 4Even thoughwe haveused SPICE forcomputingdelayestimates with ourn model, we could also use, e.g., the Elmore delay model to compute the delay estimates during layout optimization. The response waveform at the inverter output for the interconnect tree in Figure 5 , correspondingto for Example 3. accurate waveform estimation, as shown in Figure 10 , with much less computation time.
Example 4:
We now consider the same load interconnect topology shown in Figure 9 , where each line has inductance equal to L = 0.246 nHlpm and all other parameters are as before. The actual response at the gate output is computed by using the SPICE LTRA (Lossy TRAns- 
Interconnection Trees with Multi-Fanout at Gate Output
Thus far, we have considered only single-fanout interconnect trees. When the interconnect topology has fanout greater than one at the gate Figure 11 : The response waveform for Example 4 at the inverter output of the interconnect tree in Figure 9 , considering also the inductanceof the lines.
The inductance of each line is L = 0.246nH/pm, with all other parameters as before. tance. To model multi-fanout interconnect trees (at the gate output) we have considered two solutions. The first solution replaces the total interconnect resistance in the open-ended RCIRLC line model with an equivnlent resistance of the total interconnect tree using serieslparallel resistance formulas. However, the capacitance is still equal to the total sum of all interconnect capacitances and discrete capacitances. As the computation complexity for calculating the equivalent tree resistance could be quite high, we also found the following approximate method. 
Example 5:
To illustrate the multi-fanout effect at the gate output, we consider the interconnect tree topology shown in Figure 13 . The llength and width of the transistors in the driver are 1pm and 4pm. The response waveform for this example is shown in Figure 14 ; again, the "open-ended RC II model" yields a fairly accurate response.
All of the above examples show that the "open-ended RC n model"
can capture delay with reasonable accuracy. However, the overa1:l wave shape is not captured beyond the 80% threshold limit. The output fall time can be estimated by interpolating the slope region betweien the 90% and the 50% or 80% threshold point. The "open-endedRCn[ model" can thus be used to estimate the gate delay and rise time, with estimates clearly better than the lumped capacitance model. A comparison of threshold delays between various models is given in Table 2 . For the example interconnect trees studied, the gate delays and the rise times computed using our new model are within 25% of SPICE-computed values. On the other hand, the simple lumped capacitance based delay estimates are off by as much as 150%.
Conclusions
We have presented a new, efficient anti accurate technique for nnodeling RC and R E load interconnect trees at the output of a gate. Our model parameters depend only on total interconnect tree resistance, inductance and capacitance values. For the various interconnect topologies studied the gate delay and the rise time are within 25% of SPICEcomputed values. Our model can be used in place of the recursive II model used in the "effective load capacitance" formula [7] to reduce the modeling time complexity. We are currently extending our openended line model to separately consider the effects of imterconnc, =ct capacitances and discrete/load capacitances.
